

# United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/016,693	10/30/2001	Michael D. Lammert	12-1233	2474
27160	7590 05/04/2005		EXAMINER	
KATTEN MUCHIN ROSENMAN LLP			MALDONADO, JULIO J	
	IONROE STREET IL 60661-3693		ART UNIT	PAPER NUMBER
C111C11CC,			2823	

DATE MAILED: 05/04/2005

Please find below and/or attached an Office communication concerning this application or proceeding.

•			
	Application No.	Applicant(s)	m
Office Action Comments	10/016,693	LAMMERT, MICHAEL D.	
Office Action Summary	Examiner	Art Unit	
	Julio J. Maldonado	2823	
The MAILING DATE of this commun Period for Reply	ication appears on the cover sheet wi	ith the correspondence address	
A SHORTENED STATUTORY PERIOD F THE MAILING DATE OF THIS COMMUNI  - Extensions of time may be available under the provisions after SIX (6) MONTHS from the mailing date of this comm  - If the period for reply specified above is less than thirty (3  - If NO period for reply is specified above, the maximum state  - Failure to reply within the set or extended period for reply Any reply received by the Office later than three months a earned patent term adjustment. See 37 CFR 1.704(b).	ICATION. of 37 CFR 1.136(a). In no event, however, may a ranunication. 0) days, a reply within the statutory minimum of third atutory period will apply and will expire SIX (6) MON will, by statute, cause the application to become AB	eply be timely filed  y (30) days will be considered timely.  THS from the mailing date of this communication.  ANDONED (35 U.S.C. § 133).	
Status			
1) Responsive to communication(s) file	ed on <u>10 February 2005</u> .		
2a) ☐ This action is <b>FINAL</b> .	2b)⊠ This action is non-final.	•	
3) Since this application is in condition closed in accordance with the practi			
Disposition of Claims			
4) ⊠ Claim(s) 1-24 is/are pending in the a 4a) Of the above claim(s) 13-24 is/ar 5) □ Claim(s) is/are allowed. 6) ⊠ Claim(s) 1,2 and 4-12 is/are rejected. 7) ⊠ Claim(s) 3 is/are objected to. 8) □ Claim(s) are subject to restrict	e withdrawn from consideration.		
Application Papers			
9) ☐ The specification is objected to by the	e Examiner.		
10)☐ The drawing(s) filed on is/are:	a) accepted or b) objected to l	by the Examiner.	
Applicant may not request that any object	-	• •	
Replacement drawing sheet(s) including 11) The oath or declaration is objected to			
	by the Examiner. Note the attached	Office Action of form PTO-152.	
Priority under 35 U.S.C. § 119  12) Acknowledgment is made of a claim a) All b) Some * c) None of:  1. Certified copies of the priority 2. Certified copies of the priority 3. Copies of the certified copies of application from the Internation * See the attached detailed Office action	documents have been received. documents have been received in A of the priority documents have been nal Bureau (PCT Rule 17.2(a)).	pplication No received in this National Stage	
Attachment(s)  Notice of References Cited (PTO-892)  Notice of Draftsperson's Patent Drawing Review (PB) Information Disclosure Statement(s) (PTO-1449 or Paper No(s)/Mail Date	TO-948) Paper No(s	ummary (PTO-413) )/Mail Date formal Patent Application (PTO-152) 	

Application/Control Number: 10/016,693 Page 2

Art Unit: 2823

#### **DETAILED ACTION**

1. The rejection as set forth in Paper mailed on 10/05/2004 is withdrawn in view of Applicants' amendments and response filed on 02/10/2005.

2. Claims 1-24 are pending in the Application, wherein claims 13-24 were withdrawn from consideration.

### Claim Objections

3. Claim 1 is objected to because of the following informalities: in claim 1, line 11, where Applicants claim "...removing the seed player not under the lower level layer...", change to --removing the seed layer not under the lower metal layer--. Appropriate correction is required.

### Claim Rejections - 35 USC § 103

- 4. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
  - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 5. Claims 1 and 2 are rejected under 35 U.S.C. 103(a) as being unpatentable over Brighton et al. (U.S. 5,132,775) in view of Rhodes et al. (U.S. 4,536,951) and Wolf (Silicon Processing for the VLSI Era, Volume 2: Process Integration).

Brighton et al. (Figs.1-6) teach a method of forming interconnects including providing a semiconductor device (10) having a lower level layer including insulation layers (column 5, lines 3 – 10); forming a seed layer (22) on top of said lower level layer; forming a lower metal layer (12) on said seed layer (22); forming one or more vias

Art Unit: 2823

(28) from a photoresist (26) on said lower metal layer (12); plating said vias (28) defining plated pillars (16); removing the seed layer (22) not under the lower metal layer (12); forming on said one or more plated pillars and said seed layer with a dielectric layer (42) which can be planarized to expose said top surfaces of said plated pillars (16 and column 4, lines 46 – 68); and forming a metal layer (44) to contact said exposed top surfaces of said plated pillars (16) (column 2, line 66 – column 6, line 19).

Brighton et al. fail to teach wherein said dielectric material is a low dielectric polymer coated and cured on said one or more plated pillars and seed layer. However, Rhodes et al. (Figs.1-5) teach a method of forming a layered structure including the steps of forming a lower metal layer (2) on a surface of a substrate (4); forming an upper metal layer (8) on said lower metal layer (2); and forming on said lower metal layer (2) and said upper metal layer (8) a polyimide layer (12), wherein said forming further includes coating and curing said polyimide (12), wherein the metal layers are selected from the group including aluminum and copper (column 2, line 61 – column 3, line 50).

Furthermore, according to Wolf (Silicon Processing for the VLSI Era, Volume 2: Process Integration, pages 214 and 215) polyimides are well-known material used as planarizing interlevel dielectric layers because it can tolerate high temperatures without degradation, low dielectric constant and are free of pinholes and cracks.

Therefore, It would have been within the scope of one of ordinary skill in the art to combine the teachings of Brighton et al. and Rhodes et al. to enable forming the dielectric layer in Brighton et al. according to the teachings of Rhodes because one of

ordinary skill in the art at the time the invention was made would have been motivated to look to alternative suitable methods of forming the dielectric layer of Brighton et al. and art recognized suitability for an intended purpose has been recognized to be motivation to combine. MPEP 2144.07.

6. Claims 4 and 5 are rejected under 35 U.S.C. 103(a) as being unpatentable over Brighton et al. (U.S. 5,132,775) in view of Rhodes et al. (U.S. 4,536,951) and Wolf (Silicon Processing for the VLSI Era, Volume 2: Process Integration) as applied to claims 1 and 2 above, and further in view of Lin (U.S. 5,929,525).

The combined teachings of Brighton et al., Rhodes et al. and Wolf substantially teach all aspects of the invention but fail to disclose applying a dielectric layer over the lower and upper metal layer, wherein said dielectric layer is selected from the group including silicon oxide. However, Lin (Figs.1-9) teach a method of forming multilevel interconnects including the steps of providing a metal pillar (12) on a lower metal layer (9); and applying a silicon oxide layer (13) on the lower metal layer (9) and the metal pillar (12) (column 4, lines 19 – 44). Therefore, it would have been obvious to one of ordinary skill in the art at the time the invention made to enable forming the dielectric layer disclosed in Lin in the multilevel interconnect method of Brighton et al., Rhodes et al. and Wolf because this would provide passivation for the metal pillar structures (column 4, lines 19 – 44).

7. Claim 6 is rejected under 35 U.S.C. 103(a) as being unpatentable over Brighton et al. (U.S. 5,132,775) in view of Rhodes et al. (U.S. 4,536,951), Wolf (Silicon Processing for the VLSI Era, Volume 2: Process Integration) and Lin (U.S. 5,929,525)

Art Unit: 2823

as applied to claims 1, 2, 4 and 5 above, and further in view of Tsai et al. (U.S. 5,252,515).

The combination of Brighton et al., Rhodes et al., Wolf and Lin teach applying a dielectric layer comprising silicon oxide (Lin, column 4, lines 19 – 44), but fail to teach the dielectric layer comprising silicon nitride. However, Tsai et al. teach a method of forming an interconnect structure including the steps of forming a passivation layer (23); and coating said passivation layer (22, 23) with an SOG layer (24), wherein said passivation layer (23) is either silicon oxide or silicon nitride (Tsai et al., column 5, lines 1 – 49). It would have been within the scope of one of ordinary skill in the art to combine the teachings of Brighton et al., Rhodes et al., Wolf and Lin with Tsai et al. to enable forming the passivation layer of Brighton et al., Rhodes et al., Wolf and Lin using the materials according to the teachings of Tsai et al. because one of ordinary skill in the art at the time the invention was made would have been motivated to look to alternative suitable methods of forming the disclosed passivation layer of Brighton et al., Rhodes et al., Wolf and Lin and art recognized suitability for an intended purpose has been recognized to be motivation to combine. MPEP 2144.07.

8. Claims 7 and 8 are rejected under 35 U.S.C. 103(a) as being unpatentable over Brighton et al. (U.S. 5,132,775) in view of Rhodes et al. (U.S. 4,536,951) and Wolf (Silicon Processing for the VLSI Era, Volume 2: Process Integration) as applied to claims 1 and 2 above, and further in view of Hendricks et al. (U.S. 6,153,525).

The combined teachings of Brighton et al., Rhodes et al. and Wolf substantially teach all aspects of the invention but fail to disclose wherein the step of coating

comprises coating said one or more plated pillars and said lower metal layer with a silicon-based polymer. However, Hendricks et al. teach a method of forming a planarized dielectric layer by spin-on techniques, wherein said layer is selected from the group including polyimides, silicon-based polymers and benzocyclobutene (column 4, lines 13 – 20). It would have been within the scope of one of ordinary skill in the art to combine the teachings of Brighton et al., Rhodes et al. and Wolf with Hendricks et al. to enable forming the dielectric layer of Brighton et al., Rhodes et al. and Wolf according to the teachings of Hendricks et al. because one of ordinary skill in the art at the time the invention was made would have been motivated to look to alternative suitable methods of forming the disclosed dielectric layer of Brighton et al., Rhodes et al. and Wolf and art recognized suitability for an intended purpose has been recognized to be motivation to combine. MPEP 2144.07.

9. Claim 9 is rejected under 35 U.S.C. 103(a) as being unpatentable over Brighton et al. (U.S. 5,132,775) in view of Rhodes et al. (U.S. 4,536,951), Wolf (Silicon Processing for the VLSI Era, Volume 2: Process Integration) and Hendricks et al. (U.S. 6,153,525) as applied to claims 1, 2, 7 and 8 above, and further in view of the Applicants' Admitted Prior Art.

The combined teachings of Brighton et al., Rhodes et al., Wolf and Hendricks et al. substantially teach all aspects of the invention but fail to disclose coating the lower metal layer and the plated pillars with polynorbornene. However, the submitted prior art teaches wherein in practical applications, a polymer such as benzocyclobutene and polynorbornene, is known to be coated over a conventional dielectric, such as silicon

Art Unit: 2823

dioxide or silicon nitride, on a wafer with metal layers and other topology formed thereon (page 1, [0003] – page 3, [0008]). It would have been within the scope of one of ordinary skill in the art to combine the teachings of Brighton et al., Rhodes et al., Wolf and Hendricks et al. with the prior art to enable the applying and coating step of Brighton et al., Rhodes et al., Wolf and Hendricks et al. to be performed according to the teachings of the prior art because one of ordinary skill in the art at the time the invention was made would have been motivated to look to alternative suitable methods of performing the disclosed coating step of Brighton et al., Rhodes et al. and Wolf and art recognized suitability for an intended purpose has been recognized to be motivation to combine. MPEP 2144.07.

10. Claims 10 and 11 are rejected under 35 U.S.C. 103(a) as being unpatentable over Brighton et al. (U.S. 5,132,775) in view of Rhodes et al. (U.S. 4,536,951) and Wolf (Silicon Processing for the VLSI Era, Volume 2: Process Integration) as applied to claims 1 and 2 above, and further in view of Furukawa et al. (U.S. 6,387,783 B1).

The combined method of Brighton et al., Rhodes et al. and Wolf teach using a photoresist to form the plated pillars but fail to expressly teach using a photoresist with a re-entrant profile and using a negative i-line resist. However, Furukawa et al. (Figs.2A-2E) in a related method to pattern a metal layer teach using a photoresist (201) with a re-entrant profile and using a negative i-line resist (column 1, line 43 – 65). Therefore, it would have been obvious to one of ordinary skill in the art at the time of the invention was made to combine the teachings of Brighton et al., Rhodes et al. and Wolf with Furukawa et al. to enable using a photoresist as taught by Furukawa et al., since this

would improve linewidth control in a multilayered stack (Furukawa et al., column 1, lines 25 – 33).

11. Claim 12 is rejected under 35 U.S.C. 103(a) as being unpatentable over Brighton et al. (U.S. 5,132,775) in view of Rhodes et al. (U.S. 4,536,951), Wolf (Silicon Processing for the VLSI Era, Volume 2: Process Integration) and Furukawa et al. (U.S. 6,387,783 B1) as applied to claims 1, 2, 10 and 11 above, and further in view of Samoto (U.S. 5,583,063).

The combined teachings of Brighton et al., Rhodes et al., Wolf and Furukawa et al. teach using a negative photoresist to define a pattern (Furukawa et al., column 1, line 43 – 65) but fail to expressly teach using a NH<sub>3</sub> image reversal of a photoresist. However, Samoto (Figs.2A-2H) in a related to define a pattern for a semiconductor device teaches using a NH<sub>3</sub> image reversal of a photoresist (column 4, lines 18 – 36). Therefore, it would have been obvious to one of ordinary skill in the art at the time of the invention was made to use the photoresist of Samoto in the interconnect formation method of Brighton et al., Rhodes et al., Wolf and Furukawa et al., since this would allow the formation of defined small-sized patterns (column 2, lines 47-50).

## Allowable Subject Matter

12. Claim 3 is objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims.

Application/Control Number: 10/016,693 Page 9

Art Unit: 2823

## Response to Arguments

13. Applicant's arguments with respect to claims 1-12 have been considered but are moot in view of the new ground(s) of rejection.

#### Conclusion

14. Any inquiry concerning this communication or earlier communications from the examiner should be directed to examiner Julio J. Maldonado whose telephone number

is (571) 272-1864. The examiner can normally be reached on Monday through Friday.

15. If attempts to reach the examiner by telephone are unsuccessful, the examiner's

supervisor, Olik Chaudhuri, can be reached on (571) 272-1855. The fax number for this

group is 703-872-9306 for before final submissions, 703-872-9306 for after final

submissions and the customer service number for group 2800 is (703) 306-3329.

Updates can be found at http://www.uspto.gov/web/info/2800.htm.

Julio J. Maldonado Patent Examiner Art Unit 2823

Julio J. Maldonado April 27, 2005

George Fourson
Primary Examiner